Skip to content
mimi

[Permanent position] Senior CAD flow engineer

SiPearl

Maisons-Laffitte · Hybrid Contract 3d ago

About the role

❓ About SiPearl…

SiPearl is the European fabless designer of sovereign secure high‑performance energy‑efficient CPUs for HPC, AI and data centres. These CPUs will help address strategic challenges in the fields of security, defence, medical research, energy, climate and engineering with a reduced environmental footprint.

In June 25, SiPearl completed the design of the most complex CPU ever designed in Europe, Rhea1. Featuring 80 Arm Neoverse V1 cores, with 61 billion transistors, it is currently in production at TSMC. SiPearl CPUs will equip the two first European exascale supercomputers belonging to EuroHPC JU: Rhea1 will be integrated into the JUPITER machine based in Germany and Rhea2 will be part of Alice Recoque in France.

Incubated within the European Processor Initiative (EPI) Consortium and seed‑funded by the European Union, SiPearl employs almost 200 people in:

  • France (Maisons‑Laffitte, Grenoble, Massy, Sophia Antipolis)
  • Spain (Barcelona)
  • Italy (Bologna)

Following a €130 million Series A, the company has launched its Series B round.

💻 About the role

In this role, you will work closely with ASIC development teams, IT, and external partners to define, deploy and continuously improve the ASIC development methodology and design flow, ensuring efficiency, robustness and alignment with user needs and project constraints.

You will act as a technical reference for methodology and tools, driving best practices, supporting teams and contributing to strategic technology decisions.

🎯 Your missions

  • Define and evolve the ASIC development methodology and design flow based on user needs and project constraints
  • Lead the evaluation, deployment and optimization of EDA tools and internal automation
  • Supervise or contribute to the development, validation and performance optimization of tools, utilities and scripts
  • Provide expert‑level support to development teams and collaborate with IT on efficient working environments
  • Act as the primary technical interface with tool vendors and external partners
  • Document, present and promote best practices and methodologies across teams
  • Mentor and coach engineers while contributing to planning, roadmap and technology watch activities

🔍 What will help you succeed in this role

  • Strong expertise in ASIC design flows and development methodologies
  • Proven experience with EDA tools, automation and scripting
  • Ability to translate user needs into robust, scalable and efficient design flows
  • Strong leadership, mentoring and communication skills
  • High level of autonomy, ownership and organizational skills
  • Ability to work across teams and interfaces in a complex technical environment
  • Professional proficiency in English in an international context
  • Scientific rigor, problem‑solving mindset and attention to detail

➕ Experience in the following areas is a plus

  • Advanced ASIC toolchain integration and optimization
  • Development of internal tools and automation frameworks
  • Tool evaluation, benchmarking and vendor management
  • Participation in collaborative or multi‑partner projects
  • Performance optimization and large‑scale design environments
  • Technology scouting and standardization initiatives

Recruitment process

  • ✔️ Discovery interview with our Talent Acquisition Partner (30 min)
  • ✔️ AssessFirst personality test – no need to worry, there is no wrong or right answer; our goal is to see beyond your resume (45 min)
  • ✔️ 2 Technical interviews (1 h each)
  • ✔️ Interview with one HRBP in order to answer your last questions (30 min)

💡 Benefits And Conditions

  • Contract: Permanent Contract
  • Benefits: annual bonus*; meal vouchers (60 % covered by SiPearl); health insurance (70 % covered by SiPearl); unlimited access and pre‑paid sessions with a practitioner of your choice on our mental health partner app, moka.care; technical, linguistic and personal development training; BSPCE
  • Work model: On‑Site or Hybrid (2 days/week remote)
  • 📍 Office: This role is open for our locations in France (Maisons‑Laffitte, Massy, Grenoble and Sophia Antipolis), Spain (Castelldelfels – Barcelona)
  • ⚠️ Visa: Please note that while we do not provide VISA sponsorship, we are committed to assisting international candidates with the visa application process to the best of our ability.

Are you curious to learn more about us?

  • Follow us on LinkedIn to stay updated with our latest news
  • Get updated about our recruiting activities: SiPearl careers webpage
  • Get to know a bit more about our team culture: Welcome to the Jungle

At SiPearl, we are dedicated to building a diverse and inclusive workplace that thrives on the strength of varied perspectives and backgrounds. We recruit talent based on merit, experience, and alignment with our company's goals and values.

SiPearl is the European fabless designer of sovereign secure high‑performance energy‑efficient CPUs for HPC, AI and data centres. These CPUs will help address strategic challenges in the fields of security, defence, medical research, energy, climate and engineering with a reduced environmental footprint.

This new generation of microprocessors will first target EuroHPC Joint Undertaking ecosystem, which is deploying world‑class supercomputing infrastructures in Europe for solving major challenges in medical research, artificial intelligence, security, energy management and climate with a reduced carbon footprint. 🌱

Incubated within the European Processor Initiative (EPI) Consortium and seed‑funded by the European Union, SiPearl employs almost 200 people in:

  • France (Maisons‑Laffitte, Grenoble, Massy, Sophia Antipolis)
  • Spain (Barcelona)
  • Italy (Bologna)

Following a €130 million Series A, the company has launched its Series B round.

Requirements

  • Strong expertise in ASIC design flows and development methodologies
  • Proven experience with EDA tools, automation and scripting
  • Ability to translate user needs into robust, scalable and efficient design flows
  • Strong leadership, mentoring and communication skills
  • High level of autonomy, ownership and organizational skills
  • Ability to work across teams and interfaces in a complex technical environment
  • Professional proficiency in English in an international context
  • Scientific rigor, problem-solving mindset and attention to detail

Responsibilities

  • Define and evolve the ASIC development methodology and design flow based on user needs and project constraints
  • Lead the evaluation, deployment and optimization of EDA tools and internal automation
  • Supervise or contribute to the development, validation and performance optimization of tools, utilities and scripts
  • Provide expert-level support to development teams and collaborate with IT on efficient working environments
  • Act as the primary technical interface with tool vendors and external partners
  • Document, present and promote best practices and methodologies across teams
  • Mentor and coach engineers while contributing to planning, roadmap and technology watch activities

Benefits

annual bonusmeal vouchershealth insurancemental health supporttechnical traininglinguistic trainingpersonal development trainingBSPCE

Skills

ASICEDAHPCAI

Don't send a generic resume

Paste this job description into Mimi and get a resume tailored to exactly what the hiring team is looking for.

Get started free